A compact and flexible circuit for operating avalanche photodiodes in Geiger mode was designed, fabricated, and tested. A new voltage driver stage, based on fast n-channel double-diffused metaloxide-semiconductor ͑DMOS͒ transistors in a bootstrap configuration, makes it possible to obtain quenching pulses up to 25 V amplitude and fast active reset of the detector. At 20 V excess bias voltage above the photodiode breakdown level, an overall deadtime shorter than 36 ns is attained. The avalanche pulse charge is minimized by means of a mixed passive-active quenching approach, thus reducing self-heating and afterpulsing effects in the photodiode. A user-controllable hold-off time is available for further reducing the afterpulsing effect. The saturated counting rate of the circuit exceeds 25 Mcounts/s, but, by working with avalanche photodiodes with high breakdown voltage ͑250-400 V͒ and high avalanche current ͑10-40 mA͒, a practical limit is set at about 9 Mcounts/s by thermal effects in the detector. Gated-detector operation with gate times down to 10 ns is provided. The suitability of the new active-quenching circuit for the development of compact, all-solid-state instruments for high-performance photon counting was verified in experimental tests.
I. INTRODUCTION
Special avalanche photodiodes operated in the Geiger mode, i.e., at a voltage higher than the breakdown level, can be used to detect single photons. These single photon avalanche diodes ͑SPADs͒ are emerging as a convenient alternative to photomultiplier tubes ͑PMTs͒ in photon counting and timing applications, thanks to their ruggedness, small size, low bias voltage, and high photon detection efficiency in the red and near-infrared ͑NIR͒ range. [1] [2] [3] [4] In recent years, significant experimental results have been obtained with SPADs in various fields: basic quantum mechanics; 5 cryptography; 6 astronomy; 7, 8 single molecule detection; 9 luminescence microscopy; 10, 11 fluorescent decays and luminescence in physics, chemistry, biology; [12] [13] [14] laser diode characterization; 15 optical fiber testing in communications [16] [17] [18] and in sensor applications; 19 laser ranging in space applications and in telemetry; 20, 21 photon correlation techniques in laser velocimetry; and dynamic light scattering. 22, 23 Silicon SPADs have been extensively investigated and are nowadays well developed. Considerable progress has been achieved in the design and fabrication techniques and devices with good characteristics are commercially available. 1 The devices so far reported can be divided in two groups according to the depletion layer of the pn junction: thin, typically 1 m, 2 or thick, from 20 to 150 m. 1, 22, 23 Their main features can be summarized as follows. For thinjunction SPADs: ͑i͒ the breakdown voltage V B ranges from 10 to 50 V: ͑ii͒ the active area is small, with diameters from 5 to 150 m; ͑iii͒ the photon detection efficiency is fairly good in the visible range ͑about 45% at 500 nm͒, declines to 32% at 630 nm and to 15% at 730 nm, and is still useful in the NIR, being about 10% at 830 nm and as little as 0.1% at 1064 nm. For thick-junction silicon SPADs: ͑i͒ the breakdown voltage V B ranges from 200 to 500 V; ͑ii͒ the active area is fairly wide, with diameters from 100 to 500 m; ͑iii͒ the photon detection efficiency is very high in the visible region, being better than 50% over all the range of wavelengths from 540 to 850 nm. It declines in the NIR, but is still about 3% at 1064 nm. With germanium SPADs, photon detection efficiency above 15% at 1300 nm wavelength has been experimentally verified. 24, 25 As concerns III-V devices, photon detection efficiency above 10% at 1550 nm wavelength has been verified for InGaAs/InP SPADs. 26, 27 In both cases, devices specifically designed to work in Geiger mode have not yet been reported and the behavior of commercially available photodiodes is plagued by strong afterpulsing effects due to trapping of avalanche carriers. The situation bears some similarity to that of silicon devices thirty years ago, 28, 29 suggesting that there is room for improvement in the material technology.
SPADs are, essentially, p-n junctions operating biased at a voltage V A above the breakdown voltage V B . At this bias, the electric field is so high that a single charge carrier injected in the depletion layer can trigger a self-sustaining avalanche. The current swiftly rises ͑with nanosecond or subnanosecond risetime͒ to a macroscopic steady level in the milliampere range, which can be easily discriminated. If the primary carrier is photogenerated, the leading edge of the avalanche pulse marks the arrival time of the detected photon. SPAD operation is fundamentally different from that of PMTs and of ordinary avalanche photodiodes ͑APDs͒. The SPAD does not have an internal gain, that is, it does not act as an amplifier of the primary photocurrent. Instead, it behaves like a bistable trigger circuit. After the avalanche is triggered, the current keeps flowing until the avalanche is quenched by lowering the bias voltage down to V B or below. The bias voltage is then restored in order to detect another photon. This operation requires a suitable circuit that is usually referred to as a quenching circuit.
In early studies 28, 29 the arrangement used for device operation was a simple circuit configuration, later called a passive quenching circuit ͑PQC͒. 30 The SPAD is reverse biased through a high ballast resistor R L of a few hundreds of k⍀. Once the avalanche is initiated, the current quickly discharges the device capacitance, forcing the voltage across the diode to drop down to the breakdown level. If R L is sufficiently high, the final current Iϭ(V A ϪV B )/R L is below a critical value I latch Х50-100 A, the avalanche is no more self-sustaining and quenching occurs. 28 The diode voltage is then restored to the bias voltage, but very slowly, since the diode capacitance is recharged by the small current flowing through the ballast resistor. The voltage recovery typically takes a few microseconds. This is a serious drawback at high counting rates. In fact, a photon may arrive during the recovery from a previous avalanche pulse and trigger a new avalanche when the SPAD voltage is at some intermediate level randomly placed between the breakdown voltage and the correct bias voltage. The device therefore operates under perturbed conditions, with lower photon detection efficiency. Since the probability that an avalanche is triggered during the recovery time increases with the counting rate, the mean detection efficiency correspondingly decreases, causing a remarkable nonlinearity in photon counting measurements. In summary, photon counting measurements with accuracy of 1% or better can be obtained with PQCs only if the probability of having one or more avalanche pulses within the recovery time following a counted pulse is negligible. In Ref. 31 , it is shown that the usual values of capacitance, excess bias voltage (V A ϪV B ) and load resistance R L , set a limit of a few tens of kcounts/s to the counting rate. It is also shown that by employing a low capacitance device, working with excess bias voltage of a few volts ͑therefore, with lower detection efficiency, see Sec. II͒ and adopting the least admissible quenching resistance, the recharge time constant can be significantly reduced, typically to about 200 ns, pushing the limit to about 200 kcounts/s. The counting rate limitation represents a drawback in applications where the light intensity is either modulated at high frequency, 1 MHz or more, or subject to rapid variations. Typical examples of such applications are photon correlation measurements on particle diameters of a few tens of nm, transonic and supersonic fluid flow measurements by laser Doppler anemometry, and atmosphere tomography for multiconjugate adaptive optics wave front sensing. 8, 22, 23 In order to overcome the limitations of PQCs, a new approach was introduced in our laboratory 32 inspired by similar solutions, originally employed for Geiger-Muller gas detectors of nuclear radiations. The solution was later called by us 30 active quenching circuit ͑AQC͒. Various AQC types were then developed in our laboratory 30, 33, 34 and in various other laboratories. 1, 7, 23, 35, 36, 37 In these circuits, fast transistors, triggered by the avalanche current, are used to quickly lower and then reset the bias voltage. Hence, a short and well-defined time interval ͑currently called deadtime͒ is generated after each avalanche pulse, during which the detector is insensitive to absorbed photons. In Ref. 31 , the features and merits of active and passive quenching circuits are extensively dealt with and a more extensive reference list is reported.
The design of a new AQC was recently started in our laboratory within the framework of a collaborative project for adaptive optic applications in astronomy. 8 In order to develop a photon counting, four-quadrant detector, an AQC of compact size and very short deadtime, capable of managing SPAD detectors with high V B , and operating at high excess bias voltage V E ϭV A ϪV B was needed. As is reported in this article, the work led to an AQC having remarkable flexibility and performance that is suitable for many other applications as well.
Section II gives a brief review of the main features of SPADs that should be taken into account in the design of active quenching circuits. Section III deals with the operating principle and the essential features of the active quenching circuit. The experimental tests and results are reported and discussed in Sec. IV.
II. SPAD DETECTOR FEATURES
The ideal SPAD, for photon counting applications would feature 100% photon detection efficiency, zero dark counting rate and perfect linearity. Although such requirements cannot be completely fulfilled, they can be fairly well fulfilled by good SPAD devices coupled to suitably designed active quenching circuits. In the following we will briefly discuss the physical mechanisms that limit the performance of SPAD devices, in order to draw up a few ground rules for the proper design of the AQC.
A. Photon detection efficiency
The photon detection efficiency is the product of the quantum efficiency and the avalanche triggering probability P b , i.e., the probability that a primary electron-hole pair initiates a self-sustaining avalanche process. The quantum efficiency depends only on the photodetector structure and the presence of a properly designed antireflection coating. Conversely, the avalanche triggering probability depends on both SPAD structure and bias voltage. P b increases with the excess bias voltage V E and can be easily calculated, provided the electric field profile and the ionization coefficients for electrons and holes are known. The triggering probability can be approximated by the equation:
1,38,39
where the characteristic voltage V C depends on the depletion layer thickness and on k eff , which is a weighted average of the ratio of the ionization coefficient of electrons to that of holes. 1, 38, 39 V C typically varies from a few volts for SPADs with thin depletion layer to 6-16 V for SPADs with thick ͑20-35 m͒ depletion regions. 1, 38, 39 The AQC should, accordingly, be capable of handling excess bias voltages up to 20-30 V in order to achieve a P b value approaching unity.
B. Dark counting rate
Thermal generation effects produce current pulses even in the absence of illumination, and the Poissonian fluctuation of these dark counts represents the internal noise source of the detector. The SPAD dark counting rate increases with excess bias voltage.
The dark counting rate includes primary and secondary pulses. 29, 40 Primary dark pulses are due to carriers thermally generated within the SPAD junction, so that the counting rate increases with the temperature just as the dark current does in ordinary photodiodes. The rate also increases with V E due to two effects, namely ͑i͒ a field assisted enhancement of the emission rate from generation centers and ͑ii͒ an increase of the avalanche triggering probability.
Secondary dark pulses are due to afterpulsing effects, and they may strongly enhance the total dark counting rate. During the avalanche some carriers are captured by deep levels in the junction depletion layer and are then released with a statistically fluctuating delay, whose mean value depends on the deep levels actually involved. 29, 40 Released carriers can retrigger the avalanche, generating afterpulses correlated to a previous avalanche pulse. The number of carriers captured during an avalanche pulse increases with the total number of carriers crossing the junction, that is, with the total charge of the avalanche pulse. Therefore, afterpulsing increases with the delay of avalanche quenching and with current intensity, which is proportional to the excess bias voltage V E . Since the value of V E is usually dictated by the requirement of high photon detection efficiency, in the first instance the trapped charge per pulse has to be minimized by shortening the quenching delay. If the trapped charge cannot be reduced to a sufficiently low level in this way, another feature of the quenching circuit can be exploited to reduce the afterpulsing rate to a negligible or at least acceptable level. The voltage across the SPAD can be held below the breakdown level for a suitably long ''hold-off'' time after quenching, so that released carriers are prevented from retriggering the avalanche.
31,40

C. Thermal effects
The breakdown voltage V B strongly depends on the junction temperature. The thermal coefficient depends on the SPAD device structure and particularly on the thickness of the depletion layer. The thermal coefficient makes V B rise with the temperature by a remarkable amount, of the order of 0.3%/°C or more. 1, 22 At constant supply voltage V A , the increase of V B with temperature causes a decrease of the excess bias voltage V E , which, in percentage, is greater than that of V B by the factor V B /V E , that is, by a factor of 10 and more. The resulting reduction of V E causes a remarkable variation in the detector performance, particularly in the photon detection efficiency ͑see Sec. II A͒, since at low V E level, the percent variation of V E is very strong ͑about 30%/°C͒ and at high V E level is still fairly high ͑about 3%/°C͒. The avalanche current flowing through the SPAD, dissipates considerable energy in the device, as the instantaneous pulse power can attain watts. The thermal resistance from the diode junction to the heat sink strongly depends on the type of mounting ͑packaged device, chip on carrier, etc.͒ and can range from less than 0.1 to 1°C/mW. At a high counting rate, the mean power dissipation causes a significant temperature increase, particularly in SPADs with high V B . A remarkable nonlinearity is observed in the detector counting gate versus light intensity, particularly in cases where the photodiode chip is not mounted on an efficient heat sink. 1 It is therefore important to accurately stabilize the junction temperature in working conditions.
From the above discussion, we conclude that the AQC must fulfill three basic requirements, namely, ͑i͒ the maximum amplitude of the quenching pulse must be in the range 20-25 V in order to operate the SPAD at an excess bias voltage that gives high P b , at least P b Ͼ80%; ͑ii͒ the avalanche current must be quenched as soon as possible in order to limit the power dissipation and the flow of charge. It follows that the total capacitance to be discharged ͑that is, the sum of photodiode capacitance plus AQC input capacitance plus wiring stray capacitance͒ should be reduced as much as possible. By doing this, both afterpulsing and nonlinearity effects are minimized;
͑iii͒ the hold-off time should be variable, allowing the user to trade off between minimum deadtime ͑i.e., maximum counting rate͒ and minimum afterpulsing effect.
III. CIRCUIT DESIGN
An active quenching circuit has to perform the following functional tasks:
͑i͒ sense the onset of the avalanche current; ͑ii͒ generate an output pulse, synchronous with the avalanche;
͑iii͒ force the bias voltage of the diode to drop as swiftly as possible below the breakdown voltage ͑active quenching͒. The AQC must therefore have a low-impedance output driver, capable of efficiently driving the capacitances associated to SPADs and connections; ͑iv͒ restore the initial bias after a well-controlled holdoff time ͑active reset͒ so that the diode is ready to detect a subsequent photon. The reset transition must be as fast as possible in order to reduce the probability of detecting a photon during the recovery of the diode voltage.
The basic advantages offered by the AQC approach are the fast quenching and reset transitions, and the well-defined deadtime duration. In our laboratory, various generations of AQCs have been developed, starting in 1975 from the earliest simple model 32 to progressively improving circuit performance by steady evolution of the design.
In Ref. 31 it was shown that, with regard to the avalanche pulse charge, the comparison between AQC and PQC may give different results in different cases, depending on the value of a few significant parameters such as the loop delay for the AQC, the photodiode resistance, and the total capacitance for the PQC. It was therefore shown that for avalanche photodiodes with low capacitance and low resistance, the avalanche charge is smaller with a PQC arrangement. The conclusion was drawn that a circuit having a mixed passive-active quenching approach should be employed with such photodiodes in order to minimize the charge and at the same time obtain the other advantages of the AQC. The design and characterization of a compact active quenching circuit, featuring a mixed passive-active quenching transition, active reset, capability of working also with high-voltage SPADs are here described. A simplified schematic of the circuit is shown in Fig. 1 . Under stand-by conditions, switches S1 and S2 are open. When a photon is detected, a fairly high passive load (R L ϩR S ) provides prompt passive quenching, or at least quasiquenching, by reducing the avalanche current to a very low value. After a short delay ͑typically 10 ns͒, quenching is confirmed or completed by the active loop formed by the comparator C, the monostable M1, and the quenching switch S1. The active loop drives the voltage across the SPAD down to V A ϪV Q , a level lower than the nominal breakdown voltage V B by a few volts, thus avoiding reignition due to nonuniformity of V B over the detector active area. 1 The quenching pulse duration ͑hold-off time͒ is accurately controlled by the monostable M1. As soon as the quenching pulse is terminated, the bias voltage across the photodetector is swiftly restored to V A by means of switch S2. The duration of the reset pulse is determined by the monostable M2, which is triggered by the negative transition of M1. The reset duration must be long enough to ensure complete restoration of the SPAD voltage, otherwise the comparator would be retriggered, leading to oscillations. A fast emitter coupled logic ͑ECL͒ comparator ͑Analog Devices 96685͒ and monostables ͑Motorola MC10198͒ were employed to minimize the delay between the onset of the avalanche and application of the quenching pulse to the SPAD. The ECL to transistor-transistor logic ͑TTL͒ level converters ͑Motorola MC10H125͒ provide the proper driving signal to the switches and generate a standard TTL output pulse.
The AQC includes a fast gating option. In various applications, it is necessary or at least advantageous to operate a highly sensitive photodetector under the control of a gate command. Typical cases are measurements of weak fluorescent emissions immediately following an intense light pulse, due to scattering from an excitation laser. 9 With this circuit, the detector is gated off simply by applying an external TTL signal, which acts on the quenching switch S1 through the cascade of a TTL to ECL converter ͑Motorola MC10124͒ and an OR circuit ͑Motorola MC10H209͒. Gate-off pulses with durations ranging from 15 ns to minutes can be employed.
A mixed passive-active quenching is advantageous for minimizing the avalanche charge and the related afterpulsing effect due to carrier trapping. 31 In fact, the avalanche current is reduced to negligible value well before the onset of the quenching pulse provided by the active loop. In practice, the mixed passive-active approach turns out to be almost mandatory for minimizing the power dissipation of SPADs with high breakdown voltage V B and working at high excess bias voltage. In these devices the peak pulse power dissipation attains various watts. At a high pulse repetition rate this would lead to excessive heating of the detector; unless the pulse charge is limited. It should be stressed that the time constant of the passive quenching transition is given by the product of the SPAD series resistance R d and of the capacitance C s between the anode of the photodiode and ground. 28 Therefore, it is mandatory to minimize C s by accurate design of the circuit layout. An inductive load placed between the bias voltage supply and the SPAD cathode may also be employed to further speed up the reduction of avalanche current. However, in order to obtain satisfactory results without incurring excessive overshoots and ringing caused by the unavoidable combination of the inductance and capacitances, the circuit should be, in this case, analyzed accurately and implemented very carefully.
A. Voltage driver
The most critical part of the AQC is the voltage driver, which lowers the bias voltage of the SPAD below V B and then restores it to the original value. This part is schematically represented in Fig. 1 by switches S1 and S2. Ideally, S1 and S2 should feature response to TTL pulses, low series resistance, and nanosecond switching times. In order to meet these requirements, the quenching and reset switches are implemented by using fast DMOS transistors ͑Siliconix SST211͒. These devices have a threshold voltage of 0.5-1 V and a typical on resistance of 60 ⍀ at V GS ϭ4 V. Figure 2 shows a detailed schematic of the voltage driver. The reset switch is simply implemented by using a n-channel transistor ͑Q3͒ driven by a standard TTL pulse. The quenching switch could be easily implemented with a couple of complementary ͑n-and p-channel͒ DMOS transistors, but unfortunately very fast p-channel devices are not available on the market. This problem was overcome by using two n-channel DMOS ͑Q1 and Q2͒ in a bootstrap configuration, with positive feedback applied through a capacitor C1. A fast Schottky diode ͑HP2800͒ D1 is used to prevent the SPAD avalanche current from flowing through the bootstrap capacitor and the diode D2. The gate of Q1 is quiescently biased at a TTL-high level, so that Q1 is quiescently in the ohmic region with negligible drain-to-source voltage drop. Diode D1 is weakly forward biased through the resistor R1, in order to set the source voltage of Q2 to about 0.5 V. The DMOS Q2 is quiescently cut off. When the quench signal is applied ͑i.e., the TTL signal at the ''quench'' connector in Fig. 2 becomes low͒, Q1 turns off, and the gate voltage of Q2 starts to rise. Q2 is configured as a source follower, so that the source voltage rises until it is clamped at the supply voltage V Q by Q2 entering the ohmic region. During the transient, the blocking diode D2 ͑HP2800͒ is switched off, enabling the capacitor C1 ͑that essentially behaves like a battery, providing a constant voltage V C1 ϵ11 V͒ to further increase ͑bootstrap͒ the gate voltage of Q2.
B. Bootstrap configuration
The bootstrap configuration has the major advantage of driving the transistor Q2 well into the ohmic region, thus providing a low resistance path between the quenching voltage supply V Q and the anode of the photodiode. This ensures a very fast active quenching transition. The bootstrap supply voltage V boot sets the constant voltage value on C1 at V C1 ХV boot Ϫ1 V. The V boot selected value results from a tradeoff between power dissipation on R 2 in the quiescent condition and switching speed of the couple Q1ϪQ2. A V boot ϭ12 V was selected to ensure a quenching time of ϳ10 ns along with a power dissipation of 100 mW in stand-by condition. The maximum supply V Q is limited by the drainto-source breakdown voltage of the Q1 DMOS, quoted as typically 35 V. Due to bootstrap action, the drain voltage of Q1 goes up to V Q ϩV C1 , so that with V C1 ϭ11 V, the maximum V Q is typically 24 V.
The presence of a series capacitor C1 in the bootstrap loop, however, implies some drawbacks in the operation of the active quenching circuit. The first one is a considerable dependence of the baseline voltage of the SPAD anode ͑i.e., the steady voltage V D measured in the time interval between subsequent photon detections͒ on the counting rate. At very low counting rates, V D is about 200 mV due to the bias current of D1 flowing through the load resistor R L ϩR S . As the counting rate increases, V D increases as shown in Fig. 3 ͓curve ͑a͔͒, thereby reducing the excess bias voltage V E . The baseline shift is easily explainable. When the quench pulse occurs, the Q2 source voltage starts to rise, whereas diode D2 and switch Q1 do not turn off instantaneously. Therefore, the charge stored in capacitor C1 undergoes a small loss. During the reset phase, C1 is recharged through the conductive path including diodes D1 and D2 and the DMOS Q3. Unfortunately, the dynamic resistance of D1 during most of the reset phase is relatively high, preventing full restoration of the charge in C1. Therefore, as the reset pulse is terminated, recharging of C1 goes on very slowly through D2, D1, and the load resistor R L . If the counting rate increases, C1 cannot completely recharge in the time interval between a photon detection and the next one. Pileup of charge losses of C1 thus occurs, causing a rise of the Q2 source voltage and of V D . The mean value of V D is such that the charge lost by C1 during a quench-reset cycle is balanced by the charge gained in the interval between subsequent avalanche pulses. In order to avoid the baseline shift, one could either adopt a very long reset time or provide a low-resistance path, which ensures full recharge of C1 within the reset phase. However, a long reset is not recommended, since it would severely limit the maximum counting rate and enhance the probability that the avalanche be triggered at some time during the reset period. We have therefore introduced a second reset switch Q4, with source grounded and drain connected to the source of Q2 ͑see Fig. 4͒ . When the TTL reset signal becomes high, Q4 turns on and quickly recharges C1. Figure 3 A second disadvantage of the bootstrap capacitor regards the maximum gate-off period. When an external TTL, gateoff signal is applied, the quench switch is activated, driving the SPAD, bias voltage below the breakdown level. Both the DMOS Q1 and the diode D2 are off, and the bootstrap capacitor provides a gate voltage of about 35 V to Q2. During the gate-off period, the small leakage currents flowing in D2 and Q1 tend to discharge the capacitor C1, thus lowering the Q2 gate voltage. As soon as the gate reaches 24 V, Q2 enters the saturation regime and again behaves like a source follower: the voltage V D of the SPAD anode then rapidly drops to a stationary level of 11 V. The hold-off action may thus be compromised, since the resulting voltage applied to the SPAD may turn out to be higher than the breakdown level. However, thanks to the very small leakage currents and the high value of C1 ͑100 nF͒, the maximum affordable duration of the gate-off state can easily attain a few minutes, which is more than sufficient in most of photon counting applications.
A detailed scheme of the complete active quenching circuit is shown in Fig. 4 . The prototype of the AQC was fabricated on a printed circuit board measuring 8 cmϫ3 cm by employing surface-mounting components.
IV. EXPERIMENTAL RESULTS
In order to fully assess the performance of the circuit, designed to operate with any available SPAD, experimental tests were carried out under the most demanding conditions, that is, with SPAD devices characterized by a combination of high intrinsic performance ͑high detection efficiency and low dark counting rate͒ and challenging operating conditions ͑high breakdown voltage, high excess bias voltage, high avalanche current, and power dissipation͒. The Slik™ avalanche photodiodes 1 employed, developed by EG&G Optoelectronics Canada, have breakdown voltage Ͼ300 V, low internal resistance ϳ500 ⍀, and attain high detection efficiency with excess bias voltages of 15-20 V. Originally designed as analog amplifying avalanche photodiodes with very low multiplication noise, they have a smooth field profile in the p-n junction, intended to minimize the value of k eff for a given thickness; hence the name Slik™, which stands for ''superlow k.'' 1 Thanks to this field profile and to the improved fabrication technology, performance in Geiger mode is also greatly improved with respect to previous types, such as the EG&G C30902S and C30921S. The Slik™ device used in the tests reported here has breakdown voltage of 389 V at room temperature, active area diameter of 250 m, and is mounted on a double-stage thermoelectric cooler ͑Marlow MI2021T͒, sealed in a TO-88 package. The operating temperature is monitored by a thermistor and is maintained within 0.1°C of the preset value by a proportional-integral regulator ͑Marlow SE5020͒. This ensures stable performance, despite changes in the ambient temperature. Figure 5 shows the measured photon detection efficiency of the Slik™ as a function of wavelength, at different excess bias voltages V E . Over most of the spectral range covered with silicon SPAD detectors, this efficiency is significantly better than that of other available SPAD devices. A peak efficiency of about 70% is measured at 820 nm, a value consistent with the fact that an antireflection ͑AR͒ coating centered at this wavelength is deposited on the silicon device, whereas no AR coating is present on the glass window in the TO-88 case. It is worth mentioning that by using different AR coatings 1 a detection efficiency in excess of 80% at 500 nm can be attained. Figure 6 shows the measured dark counting rate of the photodetector as a function of the temperature, at V E ϭ20 V. The improved technology of the Slik™ fabrication process has considerably reduced the concentration of centers responsible for the thermal generation of charge carriers. The total dark counting rate is about 17 kcounts/s at room temperature and can be dramatically reduced ͑down to a few hundred counts/s͒ by lowering the detector temperature to Ϫ20°C.
A. Photon detection efficiency
B. Dark counts
C. Afterpulsing
In other SPAD devices reported so far, the dark counting rate was considerably enhanced by charge carrier trapping in deep levels. In Slik™ devices, carrier trapping and delayed release phenomena have been reduced to rare events ͑prob-ability of a few percent͒ occurring within a short time ͑a few tens of ns͒. The afterpulsing effect was assessed by measuring the dark counting rate as a function of the deadtime ͑vari-able from 50 ns to a few s͒, at operating temperatures varying from 25 to Ϫ40°C. In all cases the dark counting rate is almost independent of the deadtime value, and therefore it is practically not affected at all by afterpulsing.
D. Maximum counting rate
Various phases in the quench-reset operation cycle can be identified in the voltage wave form at the SPAD anode, as shown in Fig. 7 . After the passive quenching phase ͑A͒ the quenching switch is activated ͑B͒; the SPAD is then held below the breakdown voltage during the hold-off time ͑C͒; finally, the reset switch is activated ͑D͒ and makes the SPAD ready again to detect another incoming photon. The passive quenching phase lasts about 15 ns. The active quenching transition typically occurs in a few nanoseconds. The holdoff time of the circuit was to be variable from a minimum value of 7 to about 250 ns. If required, longer hold-off times can easily be obtained by acting on the gate input via an external pulse shaper circuit. The reset transition typically occurs in 5 ns, corresponding to a remarkable slew rate of 5 V/ns. Since the minimum duration of the monostable pulse is 10 ns, the reset switch remains closed for 5 ns after the reset transition is completed. This ensures that the SPAD voltage has been restored to the quiescent value so that spurious retriggering of the comparator is avoided. It is worth noting, however, that if an avalanche occurs in this interval, when the reset switch is still on, it will not be detected until this switch is turned off. This implies that the probability of observing a pulse at this time will be higher than the true probability of pulse occurrence. At high counting rate, above about 200 kcounts/s, the effect becomes clearly observable at the circuit output. As illustrated in Fig. 8 , the traces of output signals occurring after the one that triggers the oscilloscope sweep neatly exhibit a bunching effect just where the reset from the first pulse is terminated. The overall deadtime ͑i.e., the sum of the passive quenching, hold-off, and reset times͒ is 36 ns, which corresponds to a saturated counting rate above 25 Mcounts/s. However, such a limit can be approached only working with SPADs with small dissipated energy per avalanche pulse, that is, devices having small breakdown voltage, lower than 30 V. Working with SPADs having high detection efficiency due to the high breakdown voltage ͑250-400 V͒ and high avalanche current ͑10-40 mA͒, a practical limit is set at about 9 Mcounts/s by the self-heating effect in the detector. 
E. Linearity
The linearity between photon flux and counting rate is essentially limited by three factors: afterpulsing, deadtime, and diode heating.
As explained above, the afterpulsing effect is almost negligible with Slik™ devices. The deadtime causes significant count losses at a higher counting rate. However, since the deadtime duration is constant and accurately known, these count losses can be corrected by applying the known methods developed for counting pulses from nuclear radiation detectors. 41 Therefore, the major concern is represented by the self-heating of the photodetector. The energy dissipated by the SPAD in each avalanche pulse is approximately given by V E V B (C S ϩC D ). The measured total capacitance is ϳ6 pF in our AQC. Hence, for the Slik™ operating at 20 V excess bias, the energy dissipated within the device is about 45 nJ per avalanche pulse. This gives a mean power dissipation of about 45 mW at a pulse-counting rate of 1 Mcounts/s. Linearity measurements were performed by using a variable-power light emitting diode ͑LED͒ source emitting at 615 nm wavelength ͑BNC light pulse generator, model 6010͒. This optical source was operated in stabilized cw mode, and its linearity was checked with a calibrated power meter. A copper block surrounding the TO-88 case was employed as a heat sink, in order to keep the hot side of the Peltier element as close to room temperature as possible. Figure 9 shows the linearity of the Slik™ detector at 20 V excess bias in two different operating conditions: ͑i͒ the thermoelectric cooler is active and the temperature is stabilized at 22°C and ͑ii͒ the thermoelectric cooler is disabled. In both cases the reported counting rate is corrected for the deadtime effect. With the thermoelectric cooler active, full linearity is observed up to 3 Mcounts/s, while a progressively increasing deviation from linearity occurs at higher counting rate. For instance, at 7 Mcounts/s the deviation is about 20%. Switching off the thermoelectric cooler causes moderate degradation of this behavior, in fact, only at very high counting rate the difference between the two cases is remarkable. Although surprising at first, this behavior is consistent with photodetector mounting features. The Slik™ is flipchip mounted on a ceramic support; for controlling the temperature, the ceramic support is glued on the cold face of the thermoelectric cooler and a thermistor is mounted in good thermal contact with the ceramic surface. Even with a perfectly stabilized temperature of the ceramic support, the temperature rise of the avalanching junction can be considerable because of the significant thermal resistance between the photodiode junction and the temperature sensor. We experimentally checked that this resistance is 0.1°C/mW by measuring first the breakdown voltage V B versus the chip temperature ͑at low counting rate͒ and then V B versus the power dissipation in the chip ͑with steady avalanche current͒. At 5 Mcounts/s counting rate, the 200 mW power dissipation produces an increase of 20°C in the junction temperature. Since the temperature coefficient is ϳ0.5 V/°C, V B increases by ϳ10 V, the excess bias voltage decreases by the same amount, and the detection efficiency is correspondingly reduced ͑see Fig. 5͒ . The thermal behavior could be significantly improved by reducing the thermal resistance between the silicon chip and the thermoelectric cooler and, possibly, by integrating the temperature sensor within the silicon chip. A reduction of the parasitic capacitance seen at the anode of the photodetector would also be desirable for reducing the power dissipation.
F. Gating
The minimum duration of the gate-off TTL signal is about 15 ns. Due to transition times in the driver circuit, such duration corresponds to an effective minimum gate-off time of 20 ns. The maximum duration of the gate-off signal is 2.5 min. Conversely, the minimum duration of the gate-on TTL signal is 20 ns, corresponding to an effective minimum gate-on duration of 10 ns. The delay between the leading edge of the gate-on ͑off͒ command and the occurrence of the disabling ͑enabling͒ bias voltage pulses is about 5 ns.
V. CONCLUSIONS
Experimental results show that the AQC described here is well suited for setting up compact, all-solid-state photon detector instruments that fully exploit the performance of available SPAD devices. Such instruments have great potential for applications requiring high efficiency in the near infrared region and high counting rate capability as, for instance, light detection and ranging ͑LIDAR͒, photon correlation spectroscopy, astronomical observations, etc. Further evolution of this AQC design can be envisaged, aimed at improved performance, reduced size, and reduced power consumption. The voltage driver scheme may be simplified and higher quenching voltage pulses may be obtained by means of custom-designed PMOS and NMOS switching transistors. Reduced dimensions and power dissipation can be attained by monolithic integration of the complete circuit, or at least integration of the low-voltage control logic circuitry ͑comparator, monostables, and OR gates͒. FIG. 9 . Counting rate of the Slik™ detector as a function of the incident optical power at V E ϭ20 V. Two different operating conditions are shown: the Peltier thermoelectric cooler is active and the temperature is stabilized at 22°C ͑diamonds͒; the Peltier thermoelectric cooler is off ͑dots͒. In both cases the counting rate is corrected for the deadtime effect.
